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Quantum circuits for basic mathematical functions such as the square root are required to implement scientific
computing algorithms on quantum computers. Quantum circuits that are based on Clifford+T gates can easily
be made fault tolerant but the T gate is very costly to implement. As a result, reducing T-count has become an
important optimization goal. Further, quantum circuits with many qubits are difficult to realize, making designs
that save qubits and produce no garbage outputs desirable. In this work, we present a T-count optimized
quantum square root circuit with only 2 · n + 1 qubits and no garbage output. To make a fair comparison
against existing work, the Bennett’s garbage removal scheme is used to remove garbage output from existing
works. We determined that our proposed design achieves an average T-count savings of 43.44%, 98.95%, 41.06%
and 20.28% as well as qubit savings of 85.46%, 95.16%, 90.59% and 86.77% compared to existing works.
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1 INTRODUCTION
Among the emerging computing paradigms, quantum computing appears promising due to its
applications in number theory, encryption, search and scientific computation [7] [4] [19] [31] [24]
[30] [12] [29] [13]. Quantum circuits for arithmetic operations such as addition, multiplication,
square root and fractional powers are required in the quantum circuit implementations of many
quantum algorithms [10] [9] [4] [6] [7]. For example, arithmetic circuits for the square root can
be used in the circuit implementation of quantum algorithms such as those for computing roots
of polynomials, evaluating quadratic congruence and the principal ideal problem [12] [29] [13].
Quantum square root circuits also reduce the resources needed in the circuit implementations of
higher level functions computing the natural logarithm [6]. An efficient quantum circuit of the
natural logarithm has use in quantum algorithms such as those for Pell’s equation and the principal
ideal problem [13]. The design of quantum circuits for arithmetic operations such as addition and
multiplication have received notable attention in the literature. However, the design of quantum
circuits for crucial arithmetic functions such as the square root is still at an initial stage.
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Reliable quantum circuits must be able to tolerate noise errors [32] [33] [21] [23]. Fault tolerant
quantum gates (such as Clifford+T gates) and quantum error correcting codes can be used to make
quantum circuits resistant to noise errors [1] [17] [2] [15] [22] [8]. However, the increased tolerance
to noise errors comes with the increased implementation overhead associated with the quantum T
gate [1] [22] [33] [8]. Because of the increased cost to realize the T gate, T-count has become an
important performance measure for fault tolerant quantum circuit design [1] [11]. Further, existing
quantum computers have few qubits and large-scale quantum computers are difficult to realize
[14] [18]. As a result, the total number of qubits required by a quantum circuit is an important
performance measure. Quantum circuits have overhead called ancillae and garbage output that
add to the total number of qubits of a quantum circuit. Any constant inputs in the quantum circuit
are called ancillae. Garbage output exist in the quantum circuit to preserve one-to-one mapping.
Garbage output are not primary inputs or useful outputs. Minimizing the overhead from ancillae
and garbage output is a means to reduce overall qubit cost of a quantum circuit.
The design of quantum circuits for the calculation of the square root has only recently begun to
be addressed in the literature. A design for the calculation of the square root based on the Newton
approximation algorithm is presented in [6]. While an interesting design, the implementation
requires 5 · ⌈loд2(b)⌉ multiplications and 3 · ⌈loд2(b)⌉ additions (where b is the number of bits of
accuracy in the solution and b ≥ 4) [6]. This arithmetic operation cost translates into significant
T gate and qubit cost. The design in [26] presents a quantum circuit for calculating the square
root based on the non-restoring square root algorithm. This design requires only n2 additions or
subtractions making the design far more efficient than the design in [6] in terms of qubits and T
gates. However, the design in [26] does not include the additional ancillae and T gate costs required
for removing garbage outputs. Additional recent quantum circuit designs for calculating the square
root presented in [3] also require only n2 controlled subtraction operations. The designs in [3] are
based on the non-restoring square root algorithm. Thus, the designs presented in [3] also offer
more efficient alternatives to the design in [6] in terms of qubits and T gates. One of the designs
presented in [3] has been optimized for gate count further reducing its T-gate cost. Both designs
presented in [3] produce significant garbage output. In [3] for both designs the qubit and T gate cost
associated with removing this garbage output was not considered in the circuit cost calculations.
Thus, the quantum square root circuits in [26] and [3] have significant overhead in terms of T-count
and qubits. To overcome the limitations of existing designs, we present the design of a quantum square
root circuit that is garbageless, requires 2 · n + 1 qubits and is optimized for T-count. The quantum
square root circuit based on our proposed design is compared and is shown to be better than the existing
designs of quantum square root circuit in terms of both T-count and qubits.
This paper is organized as follows: Section 2 presents background information on the Clifford+T
gates. In Section 3 we present the design of our proposed quantum square root circuit. In Section 4
our proposed design is compared to the existing work.
2 BACKGROUND
2.1 Fault TolerantQuantum Circuits
The fault tolerant Clifford+T gate set is used in fault tolerant quantum circuit design. Table 1 shows
the gates that make up the Clifford+T gate set. The quantum square root circuit proposed in this work
is composed of the quantum NOT gate, Feynman (CNOT) gate, inverted control CNOT gate, SWAP
gate and Toffoli gate. Table 1 illustrates that the CNOT gate and NOT gate are Clifford+T gates.
The Clifford+T implementation of the inverted control CNOT gate, SWAP gate and Toffoli gate are
shown in Figure 1. In this work, we use the Clifford+T implementation of the Toffoli gate presented
in [2]. The inverted control CNOT gate and the SWAP gate are 2 input, 2 output logic gates that
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Table 1. The Clifford + T gates
Type of Gate Symbol Matrix
NOT gate X
[
0 1
1 0
]
Hadamard gate H 1√
2
[
1 1
1 −1
]
T gate T
[
1 0
0 ei .
π
4
]
T gate Hermitian transpose T †
[
1 0
0 e−i . π4
]
Phase gate S
[
1 0
0 i
]
Phase gate Hermitian transpose S†
[
1 0
0 −i
]
CNOT gate C

1 0 0 0
0 1 0 0
0 0 0 1
0 0 1 0

Fig. 1. The fault tolerant Clifford + T implementations of quantum logic gates used in this work. The Toffoli
gate shown has a T-count of 7 and a T-depth of 3.
have the mapping A,B to A,A ⊕ B and A,B to B,A respectively. The Toffoli gate is a 3 input, 3
output logic gate and has the mapping A,B,C to A,B,A · B ⊕ C .
Fault tolerant quantum circuit performance is evaluated in terms of T-count and T-depth because
the implementation costs of the T gate is significantly greater than the implementation costs of
the other Clifford+T gates [1] [22] [33] [8] [11]. T-count is the total number of T gates or Hermitian
transposes of the T gate in a quantum circuit. As illustrated in Figure 1, the inverted control CNOT
gate and the SWAP gate both have a T-count of 0 while the Toffoli gate has a T-count of 7. T-depth
is the number of T gate layers in the circuit, where a layer consists of quantum operations that can be
performed simultaneously. As illustrated in Figure 1, the inverted control CNOT gate and the SWAP
gate both have a T-depth of 0. The Toffoli gate has a T-depth of 3 because the most T gate layers
encountered by any qubit in the Toffoli gate is 3.
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3 DESIGN OF THE PROPOSED QUANTUM SQUARE ROOT CIRCUIT
The proposed quantum square root circuit calculates the square root by implementing the non-
restoring square root algorithm. The non-restoring square root algorithm is illustrated in Figure 2
(Algorithm 1). Researchers have demonstrated the correctness of the non-restoring square root
algorithm through functionally correct circuit implementations such as those in [26] [3] and [25]. A
specific example illustrating how Algorithm 1 calculates the square root of a number a is available
in Appendix A.
We now present the design of our proposed quantum square root circuit. The proposed method
is garbageless and requires fewer qubits than existing designs. The proposed circuit also has a lower
T-count compared to existing designs. Consider the square root of the number a. We represent a as
a positive binary value in 2′s complement that has an even bit length n. a is stored in quantum
register |R⟩. Further, let |F ⟩ be a quantum register of size n initialized to 1 and let |z⟩ be a 1 qubit
ancillae set to 0. At the end of computation, quantum register locations
F n
2 +1
〉
through |F2⟩ of
|F ⟩ will have the value Y (√a). In addition, quantum register |R⟩ that initially stored a will have
the remainder from the calculation of
√
a. Lastly, quantum register |z⟩ and the remaining register
locations |Fn−1⟩ through
F n
2 +2
〉
and |F1⟩ through |F0⟩ of |F ⟩ are restored to their initial values at
the end of computation.
The proposed methodology is generic and can design a quantum square root circuit of any
size. The steps involved in the proposed methodology are presented for finding the square root of
the value a. The proposed quantum square root circuit is divided into three parts: (i) Part 1: Initial
Subtraction, (ii) Part 2: Conditional Addition or Subtraction, and (iii) Part 3: Remainder Restoration.
A quantum circuit is generated for each part of the design. Each part implements the following
portions of the non-restoring square root algorithm shown in Algorithm 1.
• Part 1: Initial Subtraction This part executes the statements before the FOR loop in Algo-
rithm 1. Also, this part executes the first iteration of the FOR loop in Algorithm 1.
• Part 2: Conditional Addition or Subtraction This part executes the remaining n2 − 2
iterations of the FOR loop in Algorithm 1. Thus, Part 2 will be iterated a total of n2 − 2 times.• Part 3: Remainder Restoration This part implements the IF statement that follows the
FOR loop in Algorithm 1.
Figure 3 shows a generic example of how the parts of our quantum square root circuit are
combined to implement Algorithm 1. The detailed quantum circuit designs of Part 1, Part 2, and
Part 3 required to implement Algorithm 1 are explained as follows:
3.1 Part 1: Initial Subtraction
This part only occurs once. The quantum circuit for Part 1 takes quantum registers |R⟩, |F ⟩ and |z⟩
as inputs. Part 1 has six steps. Figure 4 illustrates the generation of Part 1 with an example of a 6
bit square root circuit.
• Step 1: At location |Rn−2⟩ apply a quantum NOT gate.
• Step 2: At locations |Rn−1⟩ and |Rn−2⟩ apply a CNOT gate such that the location |Rn−2⟩ is
unchangedwhile location |Rn−1⟩ now has the value
Rn−2 ⊕ Rn−1〉 (whereRn−2⊕Rn−1 ≡ Y n2 −1).
Step 1 and Step 2 implement lines 2 through 4 of Algorithm 1.
• Step 3: At locations |Rn−1⟩ and |F1⟩ apply a CNOT gate such that the location |Rn−1⟩
is unchanged while location |F1⟩ now has the value
Rn−2 ⊕ Rn−1 ⊕ F1〉. If |Rn−1⟩ = 1,
this step partially implements line 11 of Algorithm 1 because the value at location |F1⟩
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Algorithm 1: Non-restoring square root algorithm
Requirements: a must be a positive binary value in 2′s complement that has an even bit length n
Input: a. a is incrementally loaded into R starting from the most significant bit.
Outputs:
√
a and the remainder from calculating
√
a. The
√
a is an n2 bit value in F .
We will use the variable Y to represent the
√
a. R will have the n bit remainder.
1 Function Non-Restoring(a)
2 R = 0n−2an−1an−2 //where 0n−2 are n − 2 zeros. an−1 is the most significant bit of a.
3 F = 0n−201 //where 0n−2 are n − 2 zeros.
4 R = R − F
5
6 For i = n2 − 1 to 1
7 If(R < 0)
8 Yi = 0
9 R = 02·i−2Rn−1−2·i · · ·R0a2·i−1a2·i−2 //where 02·i−2 are 2 · i − 2 zeros.
10 //Values Rn−1−2·i through R0 of R are shifted and reused.
11 F = 0i+
n
2 −2Y n
2 −1Y n2 −2 · · ·Yi+1Yi11 //where 0
i+ n2 −2 are i + n2 − 2 zeros.
12 //Y n
2 −1 is the most significant bit of Y .
13 R = R + F
14 Else
15 Yi = 1
16 R = 02·i−2Rn−1−2·i · · ·R0a2·i−1a2·i−2 //where 02·i−2 are 2 · i − 2 zeros.
17 //Values Rn−1−2·i through R0 of R are shifted and reused.
18 F = 0i+
n
2 −2Y n
2 −1Y n2 −2 · · ·Yi+1Yi01 //where 0
i+ n2 −2 are i + n2 − 2 zeros.
19 //Y n
2 −1 is the most significant bit of Y .
20 R = R − F
21 End
22 End
23
24 If(R < 0)
25 Y0 = 0
26 F = 0
n
2 −2Y n
2 −1Y n2 −2 · · ·Y1Y001 //where 0
n
2 −2 are n2 − 2 zeros.
27 //Y n
2 −1 is the most significant bit of Y .
28 R = R + F
29 Else
30 Y0 = 1
31 F = 0
n
2 −2Y n
2 −1Y n2 −2 · · ·Y1Y001 //where 0
n
2 −2 are n2 − 2 zeros.
32 //Y n
2 −1 is the most significant bit of Y .
33 End
34 Return: R, F ;
Fig. 2. The non-restoring square root algorithm. The algorithm has been adapted from the presentation
shown in [25].
(Rn−2 ⊕ Rn−1 ⊕ F1〉) simplifies to |1⟩. Otherwise this step helps to implement line 18 of
Algorithm 1 because the value at location |F1⟩
(Rn−2 ⊕ Rn−1 ⊕ F1〉) simplifies to |0⟩ when
|Rn−1⟩ = 0.
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Fig. 3. Example of the complete proposed square root circuit.
(a) After Steps 1 through 5
(b) After Step 6. Quantum circuit and graphical representation are shown.
Fig. 4. Circuit generation of Part 1 of the proposed quantum square root circuit: Steps 1-6. To keep Figures
compact quantum register locations (such as |F5⟩ through |F4⟩) are represented as a single line and labeled
accordingly (such as with |F5:4⟩) where possible.
• Step 4: At locations |Rn−1⟩ and |z⟩ apply an inverted control CNOT gate such that the location
|Rn−1⟩ is unchanged while location |z⟩ now has the value
Rn−2 ⊕ Rn−1 ⊕ z〉 which simplifies
to |Rn−2 ⊕ Rn−1 ⊕ z⟩ (where Rn−2 ⊕ Rn−1 ⊕ z ≡ Y n2 −1). This step prepares register |z⟩ for use
in subsequent steps.
• Step 5: At locations |Rn−1⟩ and |F2⟩ apply an inverted control CNOT gate such that the
location |Rn−1⟩ is unchanged while location |F2⟩ now has the value
Rn−2 ⊕ Rn−1 ⊕ F2〉 which
simplifies to |Rn−2 ⊕ Rn−1 ⊕ F2⟩ (where Rn−2 ⊕ Rn−1 ⊕ F2 ≡ Y n2 −1). If |Rn−1⟩ = 1 this step
completes execution of line 11 of Algorithm 1 and quantum register |F ⟩ will have the value:
|0⟩ · · · |0⟩
Y n
2 −1
〉
|1⟩|1⟩. Conversely, if |Rn−1⟩ = 0 this step completes execution of line 18 of
Algorithm 1 and quantum register |F ⟩ will have the value: |0⟩ · · · |0⟩
Y n
2 −1
〉
|0⟩|1⟩.
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• Step 6: this step has two sub-steps.
– Step 1: At locations |Rn−1⟩ through |Rn−4⟩ of register |R⟩ and locations |F3⟩ through |F0⟩ of
register |F ⟩ apply the quantum conditional addition or subtraction (ADD/SUB) circuit such
that locations |F3⟩ through |F0⟩ are unchanged while locations |Rn−1⟩ through |Rn−4⟩ will
hold the results of computation.
– Step 2: At location |z⟩ apply the quantum ADD/SUB circuit such that the operation of the
circuit is conditioned on the value at location |z⟩. Location |z⟩ is unchanged.
After this step, if |Rn−1⟩ = 1, the quantum register |R⟩ will equal |R⟩+ |F ⟩ (line 13 of Algorithm
1). If |Rn−1⟩ = 0, the quantum register |R⟩ will equal |R⟩ − |F ⟩ (line 20 of Algorithm 1).
3.2 Part 2: Conditional Addition or Subtraction
(a) After Steps 1 through 6
(b) After Step 7. Quantum circuit and graphical representation are shown.
Fig. 5. Circuit generation of Part 2 of the proposed quantum square root circuit: Steps 1-7. To keep Figures
compact quantum register locations (such as |R4⟩ through |R0⟩) are represented as a single line and labeled
accordingly (such as with |R4:0⟩) where possible.
This part is repeated a total of n2 − 2 times. The quantum circuit for each iteration of Part 2
takes quantum registers |R⟩, |F ⟩ and |z⟩ as inputs. Part 2 has seven steps. Figure 5 illustrates the
generation of Part 2 with an example of a 6 bit square root circuit. We show the steps for iteration i
where 2 ≤ i ≤ n2 − 1.
• Step 1: At locations |z⟩ and |F1⟩ apply an inverted control CNOT gate such that the location
|z⟩ is unchanged while location |F1⟩ now has the value |z ⊕ F1⟩. This step restores |F1⟩ to its
initial value such that |F ⟩ has the value: |0⟩ · · · |0⟩
Y n
2 −1
〉
· · ·
Y n
2 −i+1
〉
|0⟩|1⟩.
• Step 2: At locations |F2⟩ and |z⟩ apply a CNOT gate such that the location |F2⟩ is unchanged
while location |z⟩ now has the value |F2 ⊕ z⟩ which reduces to 0. Steps 1 and 2 prepare |z⟩
and |F ⟩ for iteration i of the FOR loop in Algorithm 1.
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• Step 3: At locations |Rn−1⟩ and |F1⟩ apply a CNOT gate such that the location |Rn−1⟩ is
unchanged while location |F1⟩ now has the value |z ⊕ Rn−1 ⊕ F1⟩. If |Rn−1⟩ = 1, this step
partially implements line 11 of Algorithm 1 because the value at location |F1⟩ (|z ⊕ Rn−1 ⊕ F1⟩)
simplifies to |1⟩. Otherwise this step helps to implement line 18 of Algorithm 1 because the
value at location |F1⟩ (|z ⊕ Rn−1 ⊕ F1⟩) simplifies to |0⟩ when |Rn−1⟩ = 0.
• Step 4: At locations |Rn−1⟩ and |z⟩ apply an inverted control CNOT gate such that the
location |Rn−1⟩ is unchanged while location |z⟩ now has the value
Rn−1 ⊕ F2 ⊕ z〉 (where
Rn−1 ⊕ F2 ⊕ z ≡ Y n2 −i ). This step prepares register |z⟩ for use in subsequent steps.• Step 5: At locations |Rn−1⟩ and |Fi+1⟩ apply an inverted control CNOT gate such that the
location |Rn−1⟩ is unchanged while location |Fi+1⟩ now has the value
Rn−1 ⊕ Fi+1〉 (where
Rn−1 ⊕ Fi+1 ≡ Y n2 −i ). If |Rn−1⟩ = 1 this step continues execution of line 11 of Algorithm
1 and quantum register |F ⟩ will have the value: |0⟩ · · · |0⟩
Y n
2 −i
〉Y n
2 −1
〉
· · ·
Y n
2 −i+1
〉
|1⟩|1⟩.
Conversely, if |Rn−1⟩ = 0 this step continues execution of line 18 of Algorithm 1 and quantum
register |F ⟩ will have the value: |0⟩ · · · |0⟩
Y n
2 −i
〉Y n
2 −1
〉
· · ·
Y n
2 −i+1
〉
|0⟩|1⟩.
• Step 6: For j = i + 1 to 3:
At locations
Fj 〉 and Fj−1〉 apply a quantum SWAP gate such the values at locations Fj 〉 andFj−1〉 switch locations. This step reorders the positions of the bits of Y in |F ⟩. Now when
|Rn−1⟩ = 1, quantum register |F ⟩ will have the value: |0⟩ · · · |0⟩
Y n
2 −1
〉
· · ·
Y n
2 −i
〉
|1⟩|1⟩ and
when |Rn−1⟩ = 0 quantum register |F ⟩ will have the value: |0⟩ · · · |0⟩
Y n
2 −1
〉
· · ·
Y n
2 −i
〉
|0⟩|1⟩.
This step completes the execution of line 11 of Algorithm 1 or line 18 of Algorithm 1 depending
on the value of |Rn−1⟩.
• Step 7: this Step has two sub-steps.
– Step 1: At locations |Rn−1⟩ through |Rn−2·i−2⟩ of register |R⟩ and |F2·i+1⟩ through |F0⟩ of
register |F ⟩ apply the quantum conditional addition or subtraction (ADD/SUB) circuit such
that locations |F2·i+1⟩ through |F0⟩ are unchanged while locations |Rn−1⟩ through |Rn−2·i−2⟩
will hold the results of computation.
– Step 2: At location |z⟩ apply the quantum ADD/SUB circuit such that the operation of the
circuit is conditioned on the value at location |z⟩. Location |z⟩ is unchanged.
After this step, if |Rn−1⟩ = 1, the quantum register |R⟩ will equal |R⟩+ |F ⟩ (line 13 of Algorithm
1). If |Rn−1⟩ = 0, the quantum register |R⟩ will equal |R⟩ − |F ⟩ (line 20 of Algorithm 1).
3.3 Part 3: Remainder Restoration
This part only occurs once. The quantum circuit for Part 3 takes quantum registers |R⟩, |F ⟩ and |z⟩
as inputs. Part 3 has nine steps. Figure 6 illustrates the generation of Part 3 with an example of a 6
bit square root circuit.
• Step 1: At locations |z⟩ and |F1⟩ apply an inverted control CNOT gate such that location |z⟩ is
unchanged while location |F1⟩ now has the value |z ⊕ F1⟩. This step restores |F1⟩ to its initial
value such that |F ⟩ has the value: |0⟩ · · · |0⟩
Y n
2 −1
〉
· · · |Y1⟩|0⟩|1⟩. Thus, this step partially
completes line 26 of Algorithm 1 when |R⟩ < 0 or partially completes line 31 otherwise.
• Step 2: At locations |F2⟩ and |z⟩ apply a CNOT gate such that location |F2⟩ is unchanged
while location |z⟩ now has the value |F2 ⊕ z⟩ which simplifies to the value 0. Step 1 and Step
2 prepare |z⟩ and |F ⟩ for the IF statement in Algorithm 1.
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(a) After Steps 1 through 5 (b) After Step 6
(c) After Steps 7 through 9.
Fig. 6. Circuit generation of Part 3 of the proposed quantum square root circuit: Steps 1-9. Quantum circuit
and graphical representation are shown. To keep Figures compact quantum register locations (such as |R4⟩
through |R0⟩) are represented as a single line and labeled accordingly (such as with |R4:0⟩) where possible.
• Step 3: At locations |Rn−1⟩ and |z⟩ apply an inverted control CNOT gate such that location |F2⟩
is unchanged while location |z⟩ now has the value
Rn−1 ⊕ F2 ⊕ z〉 (where Rn−1 ⊕ F2 ⊕ z ≡ Y0).
This step prepares register |z⟩ for use in subsequent steps.
• Step 4: At locations |Rn−1⟩ and
F n
2 +1
〉
apply an inverted control CNOT gate such that
location |Rn−1⟩ is unchanged while location
F n
2 +1
〉
now has the value
Rn−1 ⊕ F n2 +1〉 (where
Rn−1 ⊕ F n2 +1 ≡ Y0). If |Rn−1⟩ = 1, this step continues execution of line 26 of Algorithm 1 and
if |Rn−1⟩ = 0, this step continues execution of line 31 of Algorithm 1. Quantum register |F ⟩
will have the value: |0⟩ · · · |0⟩|Y0⟩
Y n
2 −1
〉
· · · |Y1⟩|0⟩|1⟩.
• Step 5: At location apply |z⟩ apply a quantumNOTgate. The value of |z⟩ is now |Rn−1 ⊕ F2 ⊕ z⟩
(where Rn−1 ⊕ F2 ⊕ z ≡ Y0). This step prepares |z⟩ for subsequent computations.
• Step 6: This step has the following two sub-steps.
– Step 1: Apply quantum registers |F ⟩ and |R⟩ to a quantum CTRL-ADD circuit such that |F ⟩
is unchanged while |R⟩ will hold the result of computation.
– Step 2: At location |z⟩ apply a quantum conditional addition (CTRL-ADD) circuit such that
the operation of the quantum CTRL-ADD circuit is conditioned on the value at location |z⟩.
After this step, if |Rn−1⟩ = 1, the quantum register |R⟩ will equal |R⟩+ |F ⟩ (line 28 of Algorithm
1). If |Rn−1⟩ = 0, the value in quantum register |R⟩ is unchanged. After this step, |R⟩ will
contain the remainder from calculating Y (or
√
a).
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• Step 7: At location |z⟩ apply a quantum NOT gate. The value of |z⟩ is restored to the valueRn−1 ⊕ F2 ⊕ z〉 (where Rn−1 ⊕ F2 ⊕ z ≡ Y0).
• Step 8: For j = n2 + 1 to 3:
At locations
Fj 〉 and Fj−1〉 apply a quantum SWAP gate such the values at locations Fj 〉 andFj−1〉 switch locations. This step reorders the positions of the bits of Y in |F ⟩. Now, quantum
register |F ⟩ will have the value: |0⟩ · · · |0⟩
Y n
2 −1
〉
· · · |Y0⟩|0⟩|1⟩. Thus, when |Rn−1⟩ = 1, this
step completes the execution of line 26 of Algorithm 1. When |Rn−1⟩ = 0, this step completes
the execution of line 31 of Algorithm 1. After this step, |F ⟩ will contain the final value of Y
(or
√
a).
• Step 9: At locations |F2⟩ and |z⟩ apply a CNOT gate such that location |F2⟩ is unchanged
while location |z⟩ now has the value
Rn−1 ⊕ F2 ⊕ F4 ⊕ z〉 which simplifies to |0⟩. This step
completes the restoration of |z⟩ to its initial value (0).
Thus, the square root of a is at locations
F n
2 +1
〉
through |F2⟩ of quantum register |F ⟩ and the
remainder of calculating the square root of a is at quantum register |R⟩. The quantum register |z⟩
along with locations |Fn−1⟩ through
F n
2 +2
〉
and locations |F1⟩ through |F0⟩ of quantum register |F ⟩
are restored to their initial values. Thus, the proposed design methodology generates a quantum
square root circuit that correctly implements the non-restoring square root algorithm.
4 COST ANALYSIS
4.1 T-count Cost
The proposed design methodology reduces the T-count by incorporating T gate efficient imple-
mentations of quantum CTRL-ADD circuits and quantum ADD/SUB circuits. Garbageless and T
gate optimized quantum ADD/SUB and CTRL-ADD circuits in the literature such as the designs in
[27] [16] and [20] can be used in our proposed quantum square root circuit. The T-count of the
proposed quantum square root circuit is illustrated shortly for each part of the proposed design.
4.1.1 Part 1: Initial Subtraction.
• Steps 1 through 5 do not require T-gates.
• Step 6 requires 42 T gates. We use a quantum ADD/SUB circuit of T-count 14 · n − 14 in this
step (where n = 4).
4.1.2 Part 2: Conditional Addition or Subtraction. The steps in this part are repeated n2 − 2 times.
We show the T-count for the ith iteration of Part 2 where 2 ≤ i ≤ n2 − 1
• The ith iteration of 1 through 6 do not require T-gates.
• The T-count for the ith iteration of Step 7 is 14 · (2 · (i + 1)) − 14 which simplifies to 28 · i + 14.
We use a quantum ADD/SUB circuit of T-count 14 · n − 14 in this step (where n = 2 · (i + 1)).
4.1.3 Part 3: Reminder Restoration.
• Steps 1 through 5 do not require T-gates.
• The T-count for Step 6 is 21 ·n−14. We use a quantum CTRL-ADD circuit of T-count 21 ·n−14
in this step.
• Steps 7 through 9 do not require T-gates.
4.1.4 Calculation of T-count. To calculate the total T-count we add the total T-count for each
part of the design. The total T-count for Part 1 is 42 (or 14 ·n−14where n = 4). The total T-count for
Part 2 is given as
∑ n2 −1
i=2 28 · i + 14 and the total T-count for Part 3 is given as 21 · n − 14. Combining
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the total T-count for each part of the proposed quantum square root circuit results in the following
expression:
©­«
n
2 −1∑
i=1
28 · i + 14ª®¬ + 21 · n − 14 (1)
The expression for the T-count (expression 1) can be simplified into the following expression:
7
2 · n
2 + 21 · n − 28 (2)
4.2 T-depth Cost
We now calculate the T-depth for our proposed design. Our proposed design is based on T-depth
efficient designs of quantum ADD/SUB circuits and quantum CTRL-ADD circuits. We determined
that garbageless and T gate optimized quantum ADD/SUB circuits in the literature such as the
design in [27] have a T-depth that is constant and independent of the circuit size n. Thus, these
ADD/SUB circuits have T-depth of order O(1). We determined as well that CTRL-ADD circuits in
the literature such as the design in [20] scale as a function of circuit size n. Thus, these CTRL-ADD
circuits have a T-depth of order O(n). The T-depth of the proposed quantum square root circuit is
illustrated shortly for each part of the proposed design.
4.2.1 Part 1: Initial Subtraction.
• Steps 1 through 5 do not require T-gates.
• Step 6 has a constant T-depth of 10. This T-depth is seen by locations |Rn−2⟩ and |Rn−3⟩ of
quantum register |R⟩. We use a quantum ADD/SUB circuit in this step. The ADD/SUB circuit
has a constant T-depth 10 that is independent of the circuit’s size.
4.2.2 Part 2: Conditional Addition or Subtraction. The steps in this part are repeated n2 − 2 times.
We show the T-count for the ith iteration of Part 2 where 2 ≤ i ≤ n2 − 1
• The ith iteration of 1 through 6 do not require T-gates.
• Step 7 has a constant T-depth of 10. This T-depth is seen by locations |Rn−2⟩ through |Rn−2·i−1⟩
of quantum register |R⟩. We use a quantum ADD/SUB circuit in this step. The ADD/SUB
circuit has a constant T-depth 10 that is independent of the circuit’s size.
4.2.3 Part 3: Reminder Restoration.
• Steps 1 through 5 do not require T-gates.
• Step 6 has a T-depth of 2 · n. This T-depth is seen by quantum register |z⟩. We use a quantum
CTRL-ADD circuit of T-depth 2 · n in this step.
• Steps 7 through 9 do not require T-gates.
4.2.4 Calculation of T-depth. We now illustrates the steps we use to determine the total T-depth
for the proposed quantum square root circuit:
• Step 1: Calculate the T-depth for Part 1. Part 1 has a T-depth of 10. This T-depth is seen by
locations |Rn−2⟩ and |Rn−3⟩ of quantum register |R⟩.
• Step 2: Calculate the T-depth for Part 2. Part 2 has a T-depth of 10 · ( n2 − 2) because Part 2
requires n2 −2 quantum ADD/SUB circuits. The total T-depth 10 ·
( n
2 − 2
)
simplifies to 5 ·n−20.
This T-depth is seen by locations |Rn−2⟩ and |Rn−3⟩ of quantum register |R⟩.
• Step 3: Calculate the T-depth for Part 3. Part 3 has a T-depth of 2 · n. This T-depth is seen by
quantum register |z⟩.
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• Step 4: Determine which qubits see the most T gate layers. We find after comparing all the
qubits in our proposed design quantum register |z⟩ and quantum register locations |Rn−2⟩
and |Rn−3⟩ of |R⟩ see the most T gate layers.
• Step 5: Determine the total number of T gate layers seen by quantum register |z⟩ in the
proposed design. Quantum register |z⟩ will see a total of 2 · n T gate layers because in Part 1
and Part 2, no T gates operate on quantum register |z⟩.
• Step 6: Determine the total number of T gate layers seen by quantum register locations |Rn−2⟩
and |Rn−3⟩ of |R⟩ in the proposed design. Quantum register locations |Rn−2⟩ and |Rn−3⟩ will
see a total of 10 T gate layers from Part 1, 5 · n − 20 T gate layers from Part 2 and 13 T gate
layers from Part 3. The total T-depth for locations |Rn−2⟩ and |Rn−3⟩ is 5 · n + 3. Quantum
CTRL-ADD circuits in the literature such as the design in [20] present a constant T-depth to
locations |Rn−2⟩ and |Rn−3⟩ of quantum register |R⟩ when |R⟩ is supplied as an input. We use
a quantum CTRL-ADD circuit that presents a constant T-depth of 13 to locations |Rn−2⟩ and
|Rn−3⟩.
• Step 7: Determine which qubits see the most T gate layers. We determined that locations
|Rn−2⟩ and |Rn−3⟩ see more T gate layers than register |z⟩ because 5 ·n+3 > 2 ·n. The number
of T gate layers on qubits with the most T gate layers will determine the T-depth for the
proposed quantum square root circuit.
Thus, our proposed design has a T-depth of 5 · n + 3 and this T-depth is seen by locations |Rn−2⟩
and |Rn−3⟩ of quantum register |R⟩.
Table 2. Comparison of quantum square root circuits
design T-count T-depth qubits
1 7 · n2 + 14 · n 3 · n + 8 14 · n2 + 6 · n − 2
2 420 · n2 + 168 · n − 364 NA ≈ 42 · n + 10
3 214 · n2 + 1052 · n − 42 NA ≈ 12n2 + 7 · n + 2
4 214 · n2 + 72 · n − 14 NA ≈ 12n2 + 3 · n + 4
proposed 72 · n2 + 21 · n − 28 5 · n + 3 2 · n + 1
1 is the design by Sultana et al. [26]
2 is the design by Bhaskar et al. [6]
3 is the first design by AnanthaLakshmi et al. [3]
4 is the second design by AnanthaLakshmi et al. [3]
Table entries are marked NA where a closed-form expression
is not available for the T-depth.
4.3 Cost Comparison
The comparison of the proposed quantum square root circuit with the current state of the art is
illustrated in Table 2. To compare our proposed square root circuit against the existing designs
by Sultana et al.[26] and AnanthaLakshmi et al. [3], we implemented the designs with Clifford+T
gates. We also apply the Bennett’s garbage removal scheme (see [5]) to remove the garbage output
from the designs by Sultana et al. and AnanthaLakshmi et al. The total qubit cost for each design by
AnanthaLakshmi et al. are calculated by summing the garbage output produced by the controlled
subtraction circuits and the circuit outputs.
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To compare our proposed square root circuit against the existing design by Bhaskar et al.[6], we
implemented the design with Clifford+T gates. The square root design in Bhaskar et al. requires
5 · ⌈loд2(b)⌉ multiplications and 3 · ⌈loд2(b)⌉ additions (where b is the number of bits of accuracy
of the solution). We use an implementation that has the lowest possible accuracy and thus let
b = 4. This is because the T gate and qubit costs increases as a function of solution accuracy. Thus,
the square root circuit based on the design by Bhaskar et al. requires 10 multiplications and 6
additions. Bhaskar et al. did not specify a quantum adder or multiplier design for use in their square
root quantum circuit design. Therefore, to have a fair comparison against our work we use the
quantum adder presented in [28] and the quantum multiplier shown in [20]. The quantum adder
has a T-count of 14 · n − 7, a qubit cost of 2 · n + 1 and produces no garbage output. Further, the
quantum multiplier has a T-count of 21 · n2 − 14, a qubit cost of 4 · n + 1 and produces no garbage
output. We assume that given two inputs on quantum registers |a⟩ and |b⟩, the quantum multiplier
will produce the product of |a⟩ and |b⟩ on 2 · n + 1 ancillae. The inputs |a⟩ and |b⟩ will maintain the
same value at the end of computation. Consequently, at the end of computation, the square root
circuit based on the design by Bhaskar et al. will have garbage outputs. We apply the Bennett’s
garbage removal scheme to remove the garbage output from the quantum circuit implementation
of the design by Bhaskar et al.
4.3.1 Cost Comparison in Terms of T-count. The T-count cost of the proposed quantum square
root circuit and the designs by Sultana et al., Bhaskar et al. and AnanthaLakshmi et al. are of order
O(n2). We compared the T-count cost of our proposed design methodology to the designs presented
by Sultana et al., Bhaskar et al. and AnanthaLakshmi et al. for values of n ranging from 4 to 512.
We calculated that our design achieves improvement ratios ranging from 33.33% to 49.61%, 98.41%
to 99.16%, 33.84% to 55.56% and 0.00% to 32.64% compared to the designs by Sultana et al., Bhaskar
et al. and AnanthaLakshmi et al.
4.3.2 Cost Comparison in Terms of Qubits. Table 2 also shows that our proposed design and the
design by Bhaskar et al. have a qubit cost of order O(n) while the qubit cost for the designs by
Sultana et al. and AnanthaLakshmi et al. are of order O(n2). We also compared the qubit cost of
our proposed design methodology to the designs presented by Sultana et al., Bhaskar et al. and
AnanthaLakshmi et al. for values of n ranging from 4 to 512. We calculated that our proposed
design methodology achieves improvement ratios ranging from 65.38% to 98.51%, 94.94% to 95.24%,
76.32% to 99.24% and 62.50% to 99.23% compared to the designs by Sultana et al., Bhaskar et al. and
AnanthaLakshmi et al.
4.3.3 Cost Comparison in Terms of T-depth. Table 2 illustrates how T-depth and qubit cost are
linked and that minimizing one will result in an increase in the other resource cost measure. Table
2 shows that the T-depth of our proposed design and the design by Sultana et al. are of order O(n).
Table 2 illustrates the trade-off between the T-depth and number of qubits. However, the design by
Sultana et al. is only able to achieve a constant factor of T-depth improvement against the proposed
work at the expense of having a qubit cost of order O(n2). Our proposed design achieves a qubit
cost of order O(n). Thus, we significantly reduced the number of qubits in our proposed circuit and
maintained a T-depth of the same order (O(n)) as the work by Sultana et al.
5 CONCLUSION
In this work, we present a new design of a quantum square root circuit. The proposed design has
zero overhead in terms of garbage output. The proposed design also requires fewer T gates and
less qubits then the current state of the art. The proposed quantum square root circuit has been
formally verified. The proposed quantum square root circuit could form a crucial component in
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the quantum hardware implementations of scientific algorithms where qubits and T-count are of
primary concern.
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A EXAMPLE OF THE NON-RESTORING SQUARE ROOT ALGORITHM
In this section, we present an example of Algorithm 1. We shall illustrate the calculation of the
square root of 26. We represent 26 as a 6 bit positive binary number in 2′s complement (a = 011010).
The square root of 26 is 5 with a remainder of 1. At the end of computation, R will have the
remainder (1) from calculating the square root of 26 and bit positions F4 through F2 of F will contain
the square root value Y (where Y = 5).
R F Operations
000001 000001 Assign R = 04a5a4 and F = 0401. Where 04 are 4 zeros.
a5 is the most significant bit of a.
000000 000001 Calculate R = R − F
000010 000101 i = 2 and R ≥ 0 so Y2 = 1
Assign R = 00R1R0a3a2 and F = 03Y201. Where 03 are 3 zeros.
Locations R1R0 in R are shifted and reused.
111101 000101 Calculate R = R − F
110110 001011 i = 1 and R < 0 so Y1 = 0
Assign R = R3R2R1R0a1a0 and F = 00Y2Y111
Locations R3 through R0 in R are shifted and reused.
000001 001011 Calculate R = R + F
000001 010101 R ≥ 0 so Y0 = 1
Assign F = 0Y2Y1Y001
000001 010101 Return F and R
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As expected R = 000001 which is the binary representation of the remainder 1. Bit positions F4
through F2 of F contain the values 101 which is the binary representation of the number 5 (the
calculated square root value of 26).
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